The Open SystemC Initiative provides a SystemC simulator under the OSCI open source license. Their simulator is implemented as a C++ library. Carbon's Model Studio allows Verilog and/or VHDL to be directly imported into an OSCI simulation. Legacy RTL, IP cores, and new design RTL can now be utilized as part of a system simulation.